SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification the Universal Methodology

Priser från
120,62

Utvalda

JäMFöR ALLA WEBBUTIKER (2)

Beskrivning

Amazon SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification and the Universal Verification Methodology
Description Beskrivning
Product Specifications Produktspecifikationer
Relaterade resultat Relaterade resultat
Next
Previous

Jämför webbutiker (2)

Shop
Pris
Amazon Logga
120,62 kr
Til butik
Amazon Marketplace Logga
120,62 kr
Til butik
Beskrivning (1)

SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification and the Universal Verification Methodology

Produktspecifikationer

Märke Independently Published
EAN
  • 9798191098784

Independently Published

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

244,37 kr
Jämför 2 butiker 2 Butiker

Springer

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

769,98 kr
Jämför 2 butiker 2 Butiker

Cambridge University Press

Applied Linguistics Research: A Comprehensive Guide to Methodology, Design, Analysis, and Evaluation

545,69 kr
Mer information Mer info

Cambridge University Press

Applied Linguistics Research: A Comprehensive Guide to Methodology, Design, Analysis, and Evaluation

1.224,34 kr
Mer information Mer info
Utvalt Val
120,62 kr
Til butik