Independently Published

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Name: Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization
Brand: Independently Published
SKU: a63275e74241935d6ae60d751fac5311

1/1

Bild av Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Amazon Marketplace

Priser från

142,23

Utvalda

	142,23 kr	Til butik
	142,23 kr	Til butik
JäMFöR ALLA WEBBUTIKER (2)

Beskrivning

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Jämför webbutiker (2)

Shop

Pris

142,23 kr

Til butik

142,23 kr

Til butik

Beskrivning (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Produktspecifikationer

Märke	Independently Published
EAN	9798172968174

Springer

Optimization Methods in VLSI Design: A Machine Generated Literature Overview

1.431,52 kr

Jämför 2 butiker 2 Butiker

Morgan Kaufmann Publishers In

Digital Design using VerilogHDL: VLSI Modeling, Coding and Verification

2.799,59 kr

Mer information Mer info

Books on Demand GmbH

the Small Book About Design for Test: A comprehensive guide to Test...

733,88 kr

Mer information Mer info

Independently Published

LOW Power VLSI DESIGN: Design Techniques, Optimization, Energy-Efficient Circuits, and Advanced CMOS Technologies

151,62 kr

Jämför 2 butiker 2 Butiker

Populärt just nu

Kategorier

Populära kategorier

Märken

Säljare

Populära kategorier

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization

Beskrivning

Produktspecifikationer